

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 949 665 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
13.10.1999 Bulletin 1999/41

(51) Int. Cl.⁶: H01L 21/331, H01L 29/73,
H01L 29/737

(21) Application number: 99106884.2

(22) Date of filing: 07.04.1999

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor:
Sato, Fumihiko
c/o NEC Corporation
Tokyo (JP)

(30) Priority: 07.04.1998 JP 9507598


(74) Representative:
Glawe, Delfs, Moll & Partner
Patentanwälte
Postfach 26 01 62
80058 München (DE)

(71) Applicant: NEC CORPORATION
Tokyo (JP)

(54) High speed and low parasitic capacitance bipolar transistor and method for fabricating it

(57) A method for fabricating a semiconductor device including a bipolar transistor formed by epitaxial growth or ion implantation is provided. The bipolar transistor has an epitaxial silicon collector layer, a base region directly under an emitter defined as an intrinsic base and a peripheral region thereof defined as an outer base region. The method comprises the step of implanting ions into the collector layer to form a high concentration collector region at a location close to a buried region with using a photoresist used to form an aperture. The method further comprises the step of implanting ions into the collector layer to form a high concentration collector region directly beneath the base region after forming the base region.

FIG. 1



EP 0 949 665 A2

Description

BACKGROUND OF THE INVENTION

1. Field of the Invention

[0001] The present invention relates to a semiconductor device, and more particularly to a high speed and low parasitic capacitance semiconductor device including a vertical transistor and a heterojunction bipolar transistor, and a method for fabricating such the device.

2. Description of the Related Art

[0002] A high speed bipolar transistor may be realized by increasing cut-off frequency f_T as well as reducing the parasitic capacitance and parasitic resistance. A typical parasitic capacitance includes collector-base capacitance C_{CB} . A pn junction capacitance per unit junction area may be determined almost with a relatively lower one between impurity concentrations in p-type and n-type regions. Thus, capacitance C_{CB} can be determined in accordance with a design for the collector concentration. When focusing attention only on the parasitic capacitance, therefore, it is desirable to reduce the collector concentration as low as possible.

[0003] On the other hand, however, the collector capable of improving cut-off frequency f_T may have a relatively higher concentration to prevent the electric field from decreasing inside the depletion layer between the collector and base at high current operation. Thus, the contrary requests must be satisfied at the same time.

[0004] Any conventional technology has not responded such the requests and still includes the following disadvantages. A base region on which an emitter is formed directly is hereinafter referred to as an intrinsic base and a peripheral region thereof is called an outer base region.

[0005] Fig. 24 is a vertical cross sectional view showing a semiconductor device according to a first related art. The device includes p type silicon substrate 1, n⁺ buried layer 2a, adjacent p⁺ buried layer 2b, epitaxial silicon collector layer 3, silicon oxide 4 formed by LOCOS (local oxidation of silicon) and collector lead-out region 5. The device also includes silicon oxide 6, polysilicon base electrode 7, silicon oxide 8, outer base region 10, intrinsic base 11, second collector region 12, polysilicon emitter electrode 13 and single crystalline emitter region 14. The device further includes silicon oxide 15, aluminum alloy emitter electrode 16a, aluminum alloy base electrode 16b, aluminum alloy collector electrode 16c, first aperture 101, second aperture 102 and third aperture 103.

[0006] A vertical bipolar transistor is fabricated with emitter 14, intrinsic base 11 and second collector 12, in the above semiconductor device, which are lead out through the electrodes isolated by silicon oxides 6, 8 and 15.

[0007] Second collector 12 located directly beneath outer base 10 has a high collector concentration equal to that of the region directly beneath intrinsic base 11 in this semiconductor device. Whereas the high speed may be achieved to a certain extent, therefore, the collector-base capacitance intends to increase.

[0008] Fig. 25 is a vertical cross sectional view showing another semiconductor device according to the first related art. Description for the same portions as those in Fig. 24 may be omitted in Fig. 25 with giving the same reference numerals. Note that a feature of collector 12 greatly differs from that in Fig. 24.

[0009] The collector concentration directly beneath outer base 10 in the semiconductor device is controlled lower than that of the region directly beneath intrinsic base 11. However, low concentration collector region 3 is interposed between high concentration collector region 12 directly beneath intrinsic base 11 and n⁺ buried layer 2a. Therefore, cut-off frequency f_T may decrease even if the collector-base capacitance is small.

[0010] Fig. 26 is a vertical cross sectional view showing a semiconductor device according to a second related art. The device includes p type silicon substrate 1, n⁺ buried layer 2a, adjacent p⁺ buried layer 2b, epitaxial silicon collector layer 3, LOCOS silicon oxide 4 and collector lead-out region 5. The device also includes silicon oxide 6, polysilicon base electrode 7, silicon oxide 8, outer base 10, intrinsic base 11, second collector region 12, polysilicon emitter electrode 13 and single crystalline emitter region 14. The device further includes silicon oxide 15, aluminum alloy emitter electrode 16a, aluminum alloy base electrode 16b and aluminum alloy collector electrode 16c.

[0011] A vertical bipolar transistor is fabricated with emitter 14, intrinsic base 11 and second collector 12, in the above semiconductor device, which are lead out through the electrodes isolated by silicon oxides 6, 8 and 15.

[0012] In this structure, single crystalline base 11 is epitaxially grown, whole over Si collector region 12. Whereas there is no region called outer base 10, a portion directly beneath the emitter may be considered as the intrinsic base. Thus, the collector located direct beneath a peripheral base region of the intrinsic base may also have a high concentration.

[0013] Fig. 27 is a vertical cross sectional view showing a semiconductor device according to a third related art. The device includes p-silicon substrate 1, n⁺ buried layer 2a, adjacent p⁺ buried layer 2b, epitaxial silicon collector layer 3, LOCOS silicon oxide 4 and collector lead-out region 5. The device also includes a silicon oxide 6, polysilicon base electrode 7, silicon oxide 8, intrinsic base 11, single crystalline Si intrinsic base layer 21, polycrystalline Si layer 22, single crystalline emitter region 24 and silicon oxide 25. The device further includes second collector region 12, polysilicon emitter electrode 13, silicon oxide 15, aluminum alloy emitter

electrode 16a, aluminum alloy base electrode 16b and aluminum alloy collector electrode 16c. The device also includes aperture 201 for making silicon oxide 6 contact with single crystalline Si intrinsic base layer 21 and polycrystalline Si layer 22, and aperture 202 for making polysilicon emitter electrode 13 and single crystalline emitter region 23 contact with intrinsic base 21 and polycrystalline Si layer 41.

[0014] Whereas aperture 202 must be formed by aligning with previously formed aperture 201 in the first and second related arts, the aperture may only be formed once according to the third related art, whereby miniaturization of the transistor may be achieved.

[0015] The above-described related arts, however, can not realize both the low collector concentration for reducing the parasitic capacitance and the high collector concentration for improving the cut-off frequency f_T simultaneously.

SUMMARY OF THE INVENTION

[0016] An object of the present invention is to provide a semiconductor device capable of satisfying the contrary requests to achieve both the low collector concentration for reducing the parasitic capacitance and the high collector concentration for improving cut-off frequency f_T simultaneously.

[0017] The present invention is provided with a method for fabricating a semiconductor device comprising the steps of: forming a silicon material having a high concentration buried layer and a low concentration surface region; forming a single layer or multi-layered film on the surface of the silicon material; opening an aperture in the film by means of photolithography and dry etch; implanting phosphorous ions into the silicon material to form a first collector region adjacent to the buried layer before removing the photoresist; implanting boron ions into the surface of the silicon material to form an intrinsic base; implanting phosphorous ions selectively into the silicon material to form a second collector region between the intrinsic base and the first collector region with using the film used to form the aperture as the mask; and disposing a polysilicon emitter electrode for diffusing the dopant from the polysilicon emitter electrode into the intrinsic base region to form a single crystalline emitter region.

[0018] The present invention is also provided with a method for fabricating a semiconductor device including a bipolar transistor having a base formed by epitaxial growth or ion implantation, wherein the bipolar transistor has an epitaxial silicon collector layer, a base region directly under an emitter defined as an intrinsic base and a peripheral region thereof defined as an outer base region, the method comprising the steps of: implanting ions into the collector layer to form a high concentration collector region at a location close to a buried region with using a photoresist used to form an aperture; forming the base region; and implanting ions

into the collector layer to form a high concentration collector region directly beneath the base region.

[0019] The present invention is further provided with a method for fabricating a semiconductor device comprising the steps of: forming a silicon material having a high concentration buried layer and a low concentration surface region; forming a first insulating film, a polysilicon base electrode and a photoresist on the silicon material; patterning the photoresist; opening an aperture in the polysilicon base electrode and the insulating film by anisotropic dry etching; implanting phosphorous ions to form a first collector region adjacent to the buried layer; growing a boron doped silicon by non-selective epitaxial growth; forming a single crystalline intrinsic base on the silicon material; forming a polycrystalline silicon on a region other than the intrinsic base; covering the surface with a second insulating film; patterning a photoresist and performing anisotropic dry etching to open an aperture on the intrinsic base; and implanting phosphorous ions to form a second collector region on the first collector region.

[0020] The present invention is also provided with a method for fabricating a semiconductor device comprising the steps of: forming a silicon material having a high concentration buried layer and a low concentration surface region; forming a first insulating film on the silicon material; depositing a polysilicon base electrode; removing the undesired polysilicon by photolithography and anisotropic dry etching; covering the whole surface with a second insulating film having a different substance from that of the first insulating film; opening an aperture in the second insulating film and the polysilicon base electrode; implanting phosphorous ions to form a first collector region; forming a third insulating film having the same substance as that of the second insulating film; etching back the third insulating film by a thickness deposited just before to expose the first insulating film; etching the first insulating film in the lateral direction to expose the silicon material and a lower surface of the polysilicon base electrode; forming an intrinsic base and a polycrystalline outer base for connecting the intrinsic base with the polysilicon base electrode by selective crystal growth; and implanting phosphorous ions to form a second collector region.

[0021] The present invention is provided with a semiconductor device fabricated by any one of the methods described above.

[0022] In the semiconductor device according to the present invention, a base region on which an emitter is formed directly is referred to as an intrinsic base and a peripheral region thereof is called an outer base region. An effective thickness of a collector region in the bipolar transistor that is formed by an epitaxial growth, ion implantation and the like is defined as W_c which means a distance between the intrinsic base and buried layer 2a. A thickness of the intrinsic base is defined as W_B . A total thickness originated from the junction interface between the outer base and the collector region through

various films disposed thereon to a lower surface of the polysilicon emitter is defined as t . The t is expressed in Fig. 1 as a total thickness including the depth of outer base 10, the film thickness of polysilicon base electrode 7 and the film thickness of silicon oxide 8. This is a transistor structure defined by $t < W_B + W_C$.

[0023] The device may be produced by implanting ions into the epitaxial collector layer to form a high concentration collector region at a location close to a buried region with using a photoresist used to form an aperture, and then implanting ions into the collector layer to form a high concentration collector region directly beneath the base region after forming the base region. Thus performing twice ion implantations may realize the improvement of cut-off frequency f_T and the reduction of base-collector capacitance C_{CB} at the same time.

[0024] With respect to the heterojunction bipolar transistor in which the collector region consists of Si and the intrinsic base consists of an Si-Ge alloy, a boron-containing region may be formed at an interface between SiGe/Si collector in accordance with a pretreatment before SiGe/Si base growth. In this case, an addition of a dopant with an opposite conductivity for compensating the boron-containing region may be performed after forming the base to prevent an energy barrier from generating in the heterointerface.

[0025] Other features and advantages of the invention will be apparent from the following description of the preferred embodiments.

BRIEF DESCRIPTION OF THE DRAWINGS

[0026] The present invention will be more fully understood from the following detailed description taken in conjunction with the accompanying drawings in which:

Fig. 1 is a vertical cross sectional view showing a semiconductor device according to a first embodiment of the present invention;

Figs. 2A, 2B, 3A, 3B, 4A, 4B, 5A, 5B and 6 are vertical cross sectional views showing a method for manufacturing the semiconductor device according to the first embodiment of the present invention;

Fig. 7 shows an impurity profile in the semiconductor device according to the present invention;

Fig. 8 shows an impurity profile in the semiconductor device according to the related art;

Fig. 9 is a vertical cross sectional view showing a semiconductor device according to a second embodiment of the present invention;

Figs. 10, 11, 12, 13A, 13B, 14 and 15 are vertical cross sectional views showing a method for manufacturing the semiconductor device according to the second embodiment of the present invention;

Fig. 16 is a vertical cross sectional view showing a semiconductor device according to a third embodiment of the present invention;

Figs. 17A, 17B, 18A, 18B, 19A, 19B, 20A, 20B, 21A

and 21B are vertical cross sectional views showing a method for manufacturing the semiconductor device according to the third embodiment of the present invention;

Fig. 22 shows an impurity profile in the semiconductor device according to the present invention;

Fig. 23 shows an impurity profile in the semiconductor device according to the related art; and

Figs. 24, 25, 26 and 27 are vertical cross sectional views showing different semiconductor devices according to the related art.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0027] A semiconductor device and a method for manufacturing the device according to a first embodiment of the present invention will be described below with respect to the npn bipolar transistor, which may also be applied to the pnp bipolar transistor.

[0028] Fig. 1 is a vertical cross sectional view showing the semiconductor device according to the first embodiment of the present invention. P type silicon substrate 1 has a crystal orientation of (100) and a resistivity of 10-20 Ω -cm.

[0029] Two buried layers 2a and 2b are formed within a surface region having a several μ m depth inside silicon substrate 1. N⁺ buried region 2a is separated from p⁺ buried region 2b for the use of channel stop.

[0030] N type epitaxial silicon collector layer 3 is formed over the surface of buried layers 2 and the surface of the silicon substrate in a region where no buried layer is present. Buried layers 2 may be slightly extended into the epitaxial growth layer due to the autodoping and diffusion of the dopant into the growth layer during the epitaxial growth. A region having a dopant concentration lower than $5 \times 10^{16} \text{ cm}^{-3}$ may be determined as collector epitaxial silicon layer 3. An effective thickness of epitaxial silicon collector layer 3 may be defined as about 0.50 μ m.

[0031] LOCOS silicon oxide 4 is formed deeply sufficient to reach at p⁺ buried layer 2b for isolating epitaxial silicon collector layer 3.

[0032] A part of epitaxial silicon collector layer 3 is heavily doped to form n⁺ collector lead-out region 5 that is connected with n⁺ buried layer 2a.

[0033] Silicone oxide 6 is formed over the surfaces of epitaxial silicon collector layer 3, LOCOS silicon oxide 4 and n⁺ collector lead-out region 5. First aperture 101 for exposing a part of silicon collector layer 3 to form the base, and third aperture 103 for exposing collector lead-out region 5 are opened in silicon oxide 6.

[0034] P⁺ polysilicon base electrode 7 is formed selectively on silicon oxide 6. Polysilicon 7 contacts with silicon collector layer 3 within first aperture 101 and extends inwardly from an edge of first aperture 101. An edge of the extended portion of polysilicon base electrode 7 is referred to as second aperture 102.

[0035] Polysilicon base electrode 7 is covered with silicon oxide 8. Within epitaxial silicon collector layer 3 located directly beneath the base region, a region close to n⁺ buried layer 2a is defined as n type silicon first collector region 9 that is heavily doped relative to the original impurity concentration of epitaxial silicon collector layer 3.

[0036] Outer base 10 is disposed between p⁺ polysilicon base electrode 7 and epitaxial silicon collector layer 3.

[0037] Intrinsic base 11 is disposed at an upper portion of epitaxial silicon collector layer 3 surrounded by outer base 10.

[0038] Within epitaxial silicon collector layer 3 located directly beneath the base region, a region between the base and n type silicon first collector region 9 is defined as n type silicon second collector region 12 that is heavily doped relative to the original impurity concentration of collector epitaxial silicon layer 3.

[0039] N⁺ polysilicon emitter electrode 13 is provided at a region directly on intrinsic base 11.

[0040] N⁺ single crystalline emitter region 14 is provided in intrinsic base region 11, which is formed by impurity diffusion from n⁺ polysilicon emitter electrode 13.

[0041] Silicon oxide 15 may cover these regions. Aluminum alloy emitter electrode 16a, aluminum alloy base electrode 16b and aluminum alloy collector electrode 16c contact with polysilicon emitter electrode 13, polysilicon base electrode 7 and collector lead-out region 5, respectively.

[0042] A method for manufacturing the semiconductor device according to the first embodiment will be described with reference to the vertical cross sectional views in main process steps.

[0043] Fig. 2A is a vertical cross sectional view just after forming polysilicon base electrode 7. P type silicon substrate 1 which has a crystal orientation of (100) and a resistivity of 20 Ω-cm is employed. N⁺ buried layers 2a and p⁺ buried region 2b are formed within the surface region of silicon substrate 1.

[0044] A silicon oxide (not depicted in the figure) is formed over silicon substrate 1 by a known CVD or thermal oxidation. The silicon oxide has a thickness of several 100 nm (preferably from 300 nm to 700 nm, for example, 500 nm). A photoresist may be patterned on the silicon oxide by a normal lithography. The photoresist may be employed as a mask for removing selectively the silicon oxide at the surface by means of wet etching with a HF-based solution.

[0045] After removing the photoresist with an organic-based solution, oxidizing the surface of the silicon substrate within the aperture of the silicon oxide to form an oxide thickness of 20-50 nm subsequently. Then, implanting arsenic ions into the silicon substrate selectively through a thin region of the silicon oxide.

[0046] Such a low acceleration energy is required for the ion implantation as to prevent the implanted ions

from passing through the silicon oxide mask. The dopant was suitably implanted with an energy of 70 keV and at a dose of $5 \times 10^{15} \text{ cm}^{-2}$ to realize a dopant concentration of about $1 \times 10^{19} \text{ cm}^{-3}$ in the buried layer. Preferable implantation conditions are acceleration energy of 50-120 keV and dose of 5×10^{15} to $2 \times 10^{16} \text{ cm}^{-2}$.

[0047] Then, heating at a temperature ranging from 1000 °C to 1150 °C for recovering the damages during the implantation and performing the activation and drive-in diffusion of the implanted arsenic (in this case, heated at 1000 °C for 2 hours in a nitrogen ambient). Thus, n⁺ buried layer 2a is formed.

[0048] Thereafter, removing the 500 nm thick silicon oxide completely with the HF solution, growing a silicon oxide having a thickness of 100 nm (preferably 50-250 nm) by oxidation, patterning the photoresist, implanting boron ions (with 50 keV at $1 \times 10^{14} \text{ cm}^{-2}$), removing the resist, and heating for activation (at 1000 °C for 1 hour in a nitrogen ambient) may form p⁺ buried layer 2b for channel stop.

[0049] After removing the silicon oxide completely, growing n⁺ epitaxial silicon collector layer 3 by a usual process. A growth temperature is preferably 950-1050°C. SiH₄ or SiH₂Cl₂ may be employed as a source gas and PH₃ as a dopant gas. The layer 3 may preferably have a thickness of 0.3-1.3 μm and may contain a dopant (phosphorous) of 5×10^{15} to $5 \times 10^{16} \text{ cm}^{-3}$. In this case, a region that has a concentration less than $5 \times 10^{16} \text{ cm}^{-3}$ is about 0.5 μm thick.

[0050] Thus, n⁺ epitaxial silicon collector layer 3 is grown on buried layers 2.

[0051] Then, LOCOS oxide 4 is formed for device isolation by growing a thermal oxide (not depicted in the figure) with a thickness of 20-50 nm over the surface of epitaxial layer 3 and further forming a silicon nitride (not depicted in the figure) with a thickness of 70-150 nm. Thereafter, patterning the photoresist (not depicted in the figure) by photolithography and removing the silicon oxide and nitride by dry etching subsequently.

[0052] Further, etching epitaxial silicon layer 3 to form a groove. A depth of the groove (= the depth of silicon to be etched) may suitably be about a half the thickness of the LOCOS oxide. After removing the photoresist, a silicon oxide for isolation or LOCOS oxide 4 is formed in the device region by oxidization with protecting the region by the silicon nitride. LOCOS oxide 4 has a thickness of 300-1000 nm enough to reach at channel stop buried layer 2b. In this case, approximately 600 nm thickness was employed. The silicon nitride is removed with a heated phosphoric acid.

[0053] N⁺ collector lead-out region 5 is formed to reduce the collector resistance by doping phosphorous into the region by means of diffusion or ion implantation.

[0054] Namely, forming a photoresist having an opening only at collector lead-out region 5 by photolithography, and then implanting phosphorous ions with acceleration energy of 100 KeV and at dose of 5×10^{15}

cm². After removing the photoresist, performing a heat treatment for activating the doped phosphorous and recovering the damage due to the ion implantation at 1000 °C for 60 minutes in the nitrogen ambient.

[0055] Thus, silicon material 100 may be prepared. The surface of silicon material 100 is covered with silicon oxide 6 having a suitable thickness of 100-300 nm. In this case, 200 nm thickness is selected. First aperture 101 may be formed in silicon oxide 6 by known photolithography and etching to expose the surface of epitaxial silicon collector layer 3.

[0056] Next, depositing polysilicon 7 with a thickness of 150-350 nm. In this case, 250 nm thickness is selected. Then, implanting boron ions into polysilicon 7 with such a low implantation energy as not to pass through polysilicon 7 at a dose capable of achieving a high dopant concentration of $1 \times 10^{20} \text{ cm}^{-3}$. In this case, 10 KeV and $1 \times 10^{16} \text{ cm}^{-2}$ are employed.

[0057] After patterning photoresist 41, removing undesired polysilicon by dry etching to form p⁺ polysilicon base electrode 7.

[0058] Fig. 2B is a vertical cross sectional view at the stage just after patterning photolithography 41 to form an aperture following the formation of silicon oxide 8 over polysilicon base electrode 7.

[0059] Depositing silicon oxide 8 subsequently on the device shown in the preceding figure by LPCVD with a thickness of about 300 nm (the thickness of the silicon oxide is preferably 100-500 nm).

[0060] Next, opening an aperture in photoresist 41 at a location where intrinsic base 10 will be formed later by the known photolithography 41. Then, removing silicon oxide 8 and polysilicon base electrode 7 successively by anisotropy dry etching (Fig. 3A). Thus, second aperture 102 is formed.

[0061] At this stage, one of important process steps according to the present invention, that is, ion implantation of phosphorous is performed to form first collector region 9. The implantation was performed twice under conditions of 300 KeV, $1 \times 10^{13} \text{ cm}^{-2}$ and 400 KeV, $2.5 \times 10^{13} \text{ cm}^{-2}$ (Fig. 3B).

[0062] After removing photoresist 41, performing a heat treatment at 900 °C for 60 minutes in the nitrogen ambient for recovering the damages during the implantation and performing the activation of phosphorous. Boron may be diffused during the heat treatment from polysilicon base electrode 7 into epitaxial silicon collector layer 3 to form outer base 10 (Fig. 4A).

[0063] Next, implanting boron ions into epitaxial silicon layer 3 through second aperture 102 to form intrinsic base 11. An ion implantation condition is exemplified with acceleration energy of 10 KeV and dose of $5 \times 10^{13} \text{ cm}^{-2}$.

[0064] Further, depositing silicon oxide 8 with a thickness of 50-300 nm by LPCVD (Fig. 4B). In this case, it was 200 nm.

[0065] The process that has been performed preceding the stage shown in Fig. 5A will be described next.

Removing silicon oxide 8 disposed at the bottom of aperture 102 completely by means of the combination of anisotropy etching and HF-based etching to expose a part of epitaxial silicon collector layer 3. As the result, a side portion of polysilicon base electrode 7 within the aperture may be covered with silicon oxide 8. In the figure, silicon oxide 8 is depicted in combination of silicon oxide 8 that is previously deposited on polysilicon base electrode 7 and silicon oxide 8 that is formed on the inner wall of the aperture.

[0066] Outer base 10 that is formed with boron diffusion from polysilicon base electrode 7 may extend toward inside second aperture 102. Therefore, it is required that silicon oxide 8 formed on the side wall of polysilicon base electrode 7 has a thickness larger than the extension of outer base 10. In this case, it was about 300 nm.

[0067] The process that has been performed preceding the stage shown in Fig. 5B will be described next. Performing ion implantation of phosphorous selectively with using silicon oxide 8 and polysilicon base electrode 7 as masks to form second collector region 12. An ion implantation condition is exemplified with 200 KeV and $4 \times 10^{12} \text{ cm}^{-2}$.

[0068] The process that has been performed preceding the stage shown in Fig. 6 will also be described. Depositing non-doped polysilicon about 300 nm by LPCVD and implanting arsenic ions subsequently (acceleration energy: 70 KeV, dose: $1 \times 10^{16} \text{ cm}^{-2}$). Further, patterning the polysilicon by photolithography and anisotropy dry etching. Thus, n⁺ polysilicon emitter electrode 13 is formed. Then, performing heat treatment (at 1000 °C for 10 seconds, for example) for diffusing arsenic from polysilicon emitter electrode 13 into intrinsic base 11 to form n⁺ single crystalline emitter region 14.

[0069] Thereafter, it is covered whole the wafer with about 300 nm thick silicon oxide 15 subsequently. Then, forming an aperture that may reach at polysilicon emitter electrode 13, polysilicon base electrode 7 and collector lead-out region 5 by photolithography and anisotropy etching. After removing the photoresist, sputtering aluminum alloy and patterning by photoresist and dry etching may complete the semiconductor device shown in Fig. 1.

[0070] A relationship between the acceleration energy for implanting phosphorous ions and the thickness of the photoresist used as the mask will be described below.

[0071] 1.0 μm thick photoresist may intercept 99.99% phosphorous ions that are implanted with an acceleration energy of about 300 KeV.

[0072] Implanting phosphorous ions into silicon with 300 KeV may cause the highest concentration in the phosphorous distribution at a depth of about 0.4 μm below the surface.

[0073] If the thickness of the collector region is insufficient, the capacitance may not be reduced even when

the concentration of the collector region is sufficiently low. This is because the depletion layer between the base-collector may reach at n^+ buried layer 3 to prevent the depletion layer from extending additionally. Therefore, the thickness of epitaxial silicon collector layer 3 is required to be thicker to a certain extent.

[0074] Variations of depletion layer W due to applied bias V_{CB} and phosphorous concentration N_c in the collector will be described.

If $N_c = 1 \times 10^{16} \text{ cm}^{-3}$, then $W = 0.30 \text{ } \mu\text{m}$ (when $V_{CB} = 0 \text{ V}$), $W = 0.43 \text{ } \mu\text{m}$ (when $V_{CB} = 1 \text{ V}$) and $W = 0.61 \text{ } \mu\text{m}$ (when $V_{CB} = 3 \text{ V}$).

If $N_c = 5 \times 10^{16} \text{ cm}^{-3}$, then $W = 0.14 \text{ } \mu\text{m}$ (when $V_{CB} = 0 \text{ V}$), $W = 0.20 \text{ } \mu\text{m}$ (when $V_{CB} = 1 \text{ V}$) and $W = 0.29 \text{ } \mu\text{m}$ (when $V_{CB} = 3 \text{ V}$).

If $N_c = 1 \times 10^{17} \text{ cm}^{-3}$, then $W = 0.10 \text{ } \mu\text{m}$ (when $V_{CB} = 0 \text{ V}$), $W = 0.14 \text{ } \mu\text{m}$ (when $V_{CB} = 1 \text{ V}$) and $W = 0.20 \text{ } \mu\text{m}$ (when $V_{CB} = 3 \text{ V}$).

If $N_c = 2 \times 10^{17} \text{ cm}^{-3}$, then $W = 0.07 \text{ } \mu\text{m}$ (when $V_{CB} = 0 \text{ V}$), $W = 0.10 \text{ } \mu\text{m}$ (when $V_{CB} = 1 \text{ V}$) and $W = 0.14 \text{ } \mu\text{m}$ (when $V_{CB} = 3 \text{ V}$).

[0075] Phosphorous ions may be implanted into the region directly beneath the intrinsic base down to $0.61 \text{ } \mu\text{m}$ if not into the region directly beneath the outer base even in the case where the depletion layer may extend the most in the above combination.

[0076] In the case where phosphorous ions are implanted at 400 KeV as described in the present embodiment, the peak of the ion concentration may appear at a depth of $0.53 \text{ } \mu\text{m}$ below the surface and thus the ions may reach at a position sufficiently close to the buried layer.

[0077] About 2500 nm thick polysilicon, about 300 nm thick silicon oxide and about $1 \text{ } \mu\text{m}$ thick photoresist are disposed on the outer base region during the ion implantation.

[0078] Therefore, phosphorous implanted at 400 KeV may be intercepted completely with only the photoresist and silicon oxide.

[0079] A second embodiment of the present invention will be described with reference to the figures. The present embodiment differs in the intrinsic base formed by the non-selective epitaxial growth from the first embodiment.

[0080] Fig. 9 is a vertical cross sectional view showing a semiconductor device according to the second embodiment. Fig. 9 differs from Fig. 1 in that polysilicon base electrode 7 is present only on silicon oxide 6 and that epitaxial single crystalline Si intrinsic base layer 21 is disposed on epitaxial silicon collector layer 3 within aperture 104. Polycrystalline Si layer 22 may also be formed simultaneously when the base is epitaxially grown.

[0081] The device shown in Fig. 9 includes p type silicon substrate 1, n^+ buried layer 2a, adjacent p^+ buried layer 2b, epitaxial silicon collector layer 3, LOCOS sili-

con oxide and collector lead-out region 5. The device also includes silicon oxide 6, polysilicon base electrode 7, silicon oxide 8, first collector region 9, outer base region 10, second collector region 12, polysilicon emitter electrode 13 and single crystalline emitter region 14. The device further includes silicon oxide 15, aluminum alloy emitter electrode 16a, aluminum alloy base electrode 16b and aluminum alloy collector electrode 16c.

[0082] A method for manufacturing the device according to the present embodiment will be described next.

[0083] Fig. 10 shows the stage where silicon oxide 6 and polysilicon base electrode 7 are formed on silicon material 100 that is formed as the same manner as is in the first embodiment.

[0084] Fig. 11 shows the stage where aperture 104 is opened in silicon oxide 6 and polysilicon base electrode 7 by patterning of photoresist 41 and anisotropic etching.

[0085] Fig. 12 shows the stage where first collector region 9 is formed by implanting phosphorous ions consequently.

[0086] Then, growing boron-doped polysilicon by non-epitaxial growth as shown in Fig. 13A. SiGe may also be grown here, as is described later in the third embodiment. Single crystalline Si intrinsic base layer 21 is formed on epitaxial silicon collector layer 3 and polycrystalline silicon 22 on other region. Then, removing undesired portions of polysilicon base electrode 7 and polycrystalline silicon 22.

[0087] After covering the surface of silicon oxide 8, patterning the photoresist and opening an aperture in the oxide on intrinsic base 21 by anisotropic dry etching as shown in Fig. 13B.

[0088] Then, performing phosphorous ion implantation to form second collector region 12 on first collector region 9 as shown in Fig. 14.

[0089] After forming polysilicon emitter electrode 13, forming single crystalline emitter region 14 by heat treatment for drive-in diffusion as shown in Fig. 15.

[0090] Thereafter, it is covered the whole wafer with about 300 nm thick silicon oxide 15 subsequently as shown in Fig. 9.

[0091] In addition, forming an aperture that may reach at polysilicon emitter electrode 13, polysilicon base electrode 7 and collector lead-out region 5 by photolithography and anisotropy etching. After removing the photoresist, sputtering aluminum alloy and patterning by photoresist and dry etch may complete the semiconductor device shown in Fig. 9.

[0092] The present embodiment may simplify the process because intrinsic base 21 is formed by the non-selective epitaxial growth. The device according to this embodiment may have a high-speed performance equal to that of the first embodiment.

[0093] The present embodiment may also realize an extremely shallow base junction because the base region is formed by the epitaxial growth. Extremely high cut-off frequency f_T may also be realized because of a

short distance between the emitter, to where electrons are injected, and the collector at where the electrons may reach.

[0094] The present embodiment employs the epitaxial growth that enables to grow materials other than Si, for example, a SiGe alloy, and to also fabricate the heterojunction bipolar transistor.

[0095] A third embodiment of the present invention will be described with reference to the figures. The present embodiment is characterized in that the base consists of the SiGe alloy.

[0096] Fig. 16 is a vertical cross sectional view showing a semiconductor device according to the third embodiment. P type silicon substrate 1 has a crystal orientation of (100) and a resistivity of 10-20 Ω -cm. Two buried layers 2a and 2b are formed within a surface region having a several μ m depth inside silicon substrate 100. N⁺ buried region 2a is separated from p⁺ buried region 2b for the use of channel stop. N type epitaxial silicon collector layer 3 is formed over the surface of buried layers 2 and the surface of silicon substrate 100 in a region where no buried layer is present. Buried layers 2 may be slightly extended into the epitaxial growth layer due to the autodoping and diffusion of the dopant into the growth layer during the epitaxial growth. A region having a dopant concentration lower than $5 \times 10^{16} \text{ cm}^{-3}$ may be defined as epitaxial silicon collector layer 3. An effective thickness of epitaxial silicon collector layer 3 may be defined about 0.50 μ m as same as in the first embodiment. LOCOS silicon oxide 4 is formed deeply sufficient to reach at p⁺ buried layer 2b for isolating epitaxial silicon collector layer 3.

[0097] A part of n⁻ epitaxial silicon layer 3 is heavily doped to form n⁺ collector lead-out region 5 that is connected with n⁺ buried layer 2a. Silicon oxide 6 is formed over the surfaces of epitaxial silicon collector layer 3, LOCOS silicon oxide 4 and n⁺ collector lead-out region 5.

[0098] First aperture 201 is formed in silicon oxide 6 for exposing a part of silicon collector layer 3 in order to form the base. P⁺ polysilicon base electrode 7 is formed selectively on silicon oxide 6. Polysilicon 7 contacts with silicon collector layer 3 within first aperture 201 and extends inwardly from an edge of first aperture 201. Upper and side surfaces of polysilicon base electrode 7 are covered with silicon nitride 24, and a lower surface of a portion of polysilicon base electrode 7, that extends inwardly within aperture 201, contacts with p type polycrystalline layer 32. P type single crystalline intrinsic base layer 31 is epitaxially grown on epitaxial silicon collector layer 3 within aperture 201.

[0099] Within epitaxial silicon collector layer 3 located directly beneath the base regions 31 and 32, a region close to n⁺ buried layer 2 is defined as n type silicon collector 9 that is heavily doped relative to the original impurity concentration of epitaxial silicon collector layer 3.

[0100] Within epitaxial silicon collector layer 3 located

directly beneath the base regions 31 and 32, a region between the base and first silicon collector region 9 is defined as n type silicon second collector region 12 that is heavily doped relative to the original impurity concentration of epitaxial silicon collector layer 3.

[0101] Silicon oxide 41 is formed on silicon oxide 24 that covers polysilicon base electrode 7. An inner space within side walls of silicon oxide 41 is called aperture 202. N⁺ polysilicon emitter electrode 13 is disposed directly intrinsic base region 31 within aperture 202.

[0102] N⁺ single crystalline silicon emitter region 33 is formed on base region 31 by impurity diffusion from n⁺ polysilicon emitter electrode 13.

[0103] Silicon oxide 15 may cover these regions. Aluminum alloy emitter electrode 16a, base electrode 16b and collector electrode 16c contact with polysilicon emitter electrode 13, polysilicon base electrode 7 and collector lead-out region 5, respectively.

[0104] A method for manufacturing the semiconductor device according to the third embodiment will be described with reference to the vertical cross sectional views in main process steps.

[0105] Fig. 17A shows the stage just after forming silicon oxide 6 on silicon material 100 by the same process steps as in the first embodiment. Silicon oxide 6 has a thickness of about 100 nm within a preferable range of 50-200 nm.

[0106] Fig. 17B is a vertical cross sectional view just after forming polysilicon base electrode 7 and silicon nitride 24. Non-doped polysilicon 7 may be deposited by the known LPCVD. A thickness thereof is preferably 200-400 nm, for example, about 300 nm in this case. Boron may be added to polysilicon 7 by ion implantation. Implantation conditions are, for example, acceleration energy of 10 keV and dose of $1 \times 10^{16} \text{ cm}^{-2}$. Then, removing undesired polysilicon 7 by photolithography and anisotropic dry etching. Thereafter, it is covered the whole surface with 150 nm thick silicon nitride 24.

[0107] Fig. 18A shows the stage where aperture 201 is opened in silicon nitride 24 and polysilicon base electrode 7 by patterning of photoresist 41 and anisotropic etching.

[0108] Fig. 18B is a cross sectional view showing the stage where first collector region 9 is formed by implanting of phosphorous ions. Implantation conditions are preferably exemplified with acceleration energy of 300-500 KeV and dose of from $1 \times 10^{12} \text{ cm}^{-2}$ to $5 \times 10^{13} \text{ cm}^{-2}$. In this case, the implantation was performed with acceleration energy of 300 KeV and dose of $5 \times 10^{13} \text{ cm}^{-2}$.

[0109] Fig 19A is a cross sectional view showing the stage where photoresist 41 is removed and silicon nitride 24 is deposited. After depositing silicon nitride 24, heating at 1000 °C for 2 hours in the nitrogen ambient for recovering the damages during the implantation and performing the activation of the implanted phosphorous.

[0110] Fig 19B is a cross sectional view showing the

stage where silicon nitride 24 is etched back by a thickness just before deposited by anisotropic dry etching to expose silicon oxide 6.

[0111] Fig. 20A is a cross sectional view showing the stage where silicon oxide 6 is etched laterally with an HF-based solution to expose epitaxial silicon collector layer 3 and a lower surface of polysilicon base electrode 7. The size of laterally etched silicon oxide 6 for exposing polysilicon base electrode 7 is controlled at least larger than a thickness of intrinsic base 11 to be formed later.

[0112] The side etch size may also be shorter than the thickness of the polysilicon base electrode. In this case, the lower surface of polysilicon base electrode 7 was exposed by about 150 nm.

[0113] Fig. 20B is a cross sectional view showing the stage where intrinsic base 31 and polycrystalline layer 32 for making intrinsic base 31 contact with polysilicon base electrode 7 are formed by selective crystal growth. Whereas LPCVD and gas source MBE may be employed as growth conditions, UHV/CVD is exemplified herein under a condition of a substrate temperature of 605 °C, Si_2H_6 with a flow rate of 3 sccm and GeH_4 with a flow rate of 2 sccm. At this time, p type polycrystalline SiGe film 32 may be formed toward silicon collector layer 3 that includes the collector region from the lower surface of the extension of polysilicon base electrode 7. Base region 31 consisting of p type single crystalline SiGe alloy/single crystalline Si may be formed on the exposed portion of silicon collector layer 3. Polycrystalline SiGe alloy/polycrystalline Si multi-layered film 32 may contact with SiGe alloy/Si base region 31 as detailed below.

[0114] Growing non-doped SiGe layer 31 on silicon collector 3 within aperture 302. The Ge concentration was about 10 %.

[0115] If a facet may appear at this stage, it does not cause any problem practically. A growth thickness is about 25 nm. The thickness may also be controlled thicker by a heat treatment in the following process within a range that does not cause any defect.

[0116] The non-doped polycrystalline SiGe film may also be formed on the lower surface of the p⁺ polysilicon simultaneously. Heating the polycrystalline film to add boron at a high concentration may realize a p⁺ polycrystalline SiGe film.

[0117] Forming an intrinsic base on non-doped SiGe layer 35. The intrinsic base layer consists of two layers: p⁺ SiGe layer having a gradient Ge profile; and p type Si layer. The Ge profile, boron concentration profile and thickness thereof will be exemplified next. The layer, which has a concentration profile of Ge in SiGe that decreases from 10 % to 0 % linearly, has a thickness of 40 nm. On this layer, the 30 nm thick layer not containing Ge or consisting only of Si is present. Boron is added to both the layers at $5 \times 10^{18} \text{ cm}^{-3}$.

[0118] Fig. 21A is a vertical cross sectional view showing the stage where second collector region 12 is

formed by implanting phosphorous ions. The implantation condition of phosphorous is required to achieve a smooth connection with the phosphorous profile in first collector region 9. An example of the condition includes an acceleration energy of 200 KeV and a dose of $4 \times 10^{12} \text{ cm}^{-2}$.

[0119] Next, depositing a phosphorous-doped polysilicon with a thickness of about 250 nm by LPCVD as same as in the first embodiment. Then, patterning the polysilicon by photolithography and anisotropic dry etch. Thus, n⁺ polysilicon emitter electrode 13 may be formed. Further, heating (at 930 °C for 10 seconds, for example) for diffusing phosphorous from polysilicon emitter electrode 13 into intrinsic base region 31 to form n⁺ single crystalline emitter region 33.

[0120] Thereafter, it is covered the whole wafer with about 300 nm thick silicon oxide 15. Then, opening an aperture to reach at polysilicon emitter electrode 13, polysilicon base electrode 7 and collector lead-out region 5 by photolithography and anisotropic dry etch. Removing the photoresist, sputtering the aluminum alloy and patterning by photoresist and dry etch may complete the device shown in Fig. 16.

[0121] A specific problem regarding the SiGe base may be solved as described below. Fig. 22 is a characteristic diagram showing an impurity profile in the SiGe base transistor according to the present invention, in which the transversal axis indicates depths (μm) from the emitter interface of the poly/single crystalline emitter and the longitudinal axis impurity concentrations (cm^{-3}) thereof. There is the emitter region with a depth of 30 nm from the surface, into which phosphorous is diffused from the polysilicon emitter. In the next 40 nm region, the region contains boron at about $5 \times 10^{18} \text{ cm}^{-3}$ and Ge concentration increases monotonously from 0 % to 10 %.

[0122] The following 25 nm region consists of the SiGe alloy with a constant Ge concentration (for example, Ge = 10 %). Phosphorous ions are implanted at a concentration higher than that of boron in the region into a portion near the surface of this region and also into another portion apart from the surface of the SiGe alloy layer (a portion that is 95 nm apart from the most surface).

[0123] Fig. 23 shows an impurity profile in the art obtained from the SiGe base transistor formed by growing SiGe after implanting phosphorous ions previously. A difference from Fig. 22 lies in that the boron concentration is higher than the phosphorous concentration at a portion close to the heterointerface of SiGe/Si.

[0124] According to the present embodiment, the boron-doped region formed at the SiGe/Si interface can be completely compensated into n type with phosphorous.

[0125] The present embodiment may miniaturize the device relative to the second embodiment because the base region (including the outer base) and the emitter region may be determined by photolithography once.

[0126] The conventional method performs the implantation of phosphorous ions, the diffusion of phosphorous from the collector region and the cancellation of boron at the epitaxial SiGe/Si interface. A sufficiently high phosphorous concentration is required in the phosphorous diffusion to cancel boron. To the contrary, the present embodiment implants phosphorous ions with controlling the implantation energy in accordance with the interface depth and thus can reduce the phosphorous concentration as low as possible. Reduction of the collector concentration may decrease the base-collector junction capacitance and may further increase cut-off frequency f_T .

[0127] The semiconductor device according to the present invention has the following advantages compared to the semiconductor device in the art. First, improvement of cut-off frequency f_T and reduction of collector-base capacitance C_{CB} may be achieved at the same time.

[0128] Fig. 7 is an impurity profile in the transistor according to the present invention, in which the traversal axis indicates depths (μm) from the emitter interface of the poly/single crystalline emitter and the longitudinal axis impurity concentrations (cm^{-3}) thereof. In the intrinsic region, the emitter consists of arsenic and has a depth of about $0.08 \mu\text{m}$, the base region consists of boron with a concentration of 10^{18}cm^{-3} and has a depth of $0.08\text{--}0.15 \mu\text{m}$, and the collector consists of phosphorous with a concentration of about $2 \times 10^{17} \text{cm}^{-3}$. In the outer region profile, the boron concentration that is 10^{19}cm^{-3} at the surface decreases to make a junction with phosphorous having a concentration of about $1 \times 10^{16} \text{cm}^{-3}$ at a depth of about $0.28 \mu\text{m}$ to where the outer base extends.

[0129] Fig. 8 shows an impurity profile regarding the transistor in the art. The intrinsic region is similar to that in Fig. 7. In the outer region, the boron-doped outer base lies in a range from the surface to about $0.26 \mu\text{m}$ depth, and phosphorous with a concentration of 10^{17}cm^{-3} is present beneath the outer base. In the conventional transistor, the impurity concentration of the collector region directly beneath intrinsic base 11 is almost equal to that of the collector region adjacent to outer base 10. The impurity concentration of the intrinsic base 11 clearly differs from the impurity concentration of the region adjacent to outer base 11. Therefore, the transistor according to the present invention, the impurity concentration of the collector region directly beneath the intrinsic base is almost equal to that in the art, and the impurity concentration of the collector region adjacent to the outer base is equal to the original impurity concentration of epitaxial silicon collector layer 3.

[0130] The above difference in the impurity concentrations may effectively reduce the capacitance. If applying 1V across C-B, a capacitance per unit area of the outer base may not differ from that of the intrinsic base, and the both exhibit about $1.2 \times 10^5 \text{ pF/cm}^2$ ($N_c: 2 \times 10^{17} \text{cm}^{-3}$).

[0131] To the contrary, according to the present invention, the outer base capacitance per unit area is equal to that in the art. However, the outer base capacitance per unit area, about $7 \times 10^4 \text{ pF/cm}^2$ ($N_c: 5 \times 10^{16} \text{cm}^{-3}$), is a half that in the art. Thus, the reduction of C_{CB} and the increase of cut-off frequency f_T can be achieved.

[0132] Second, the electric property variation due to the film thickness variation of the epitaxial silicon collector layer can be reduced by the process that may increase the concentration of the n^+ epitaxial silicon layer close to the n^+ buried layer.

[0133] This effect may be obtained from the reason that ions can be implanted into a deep region only beneath the intrinsic base and thus the effective thickness variation of the epitaxial layer can be absorbed by the phosphorous ion implantation.

[0134] Having described preferred embodiments of the invention it will now become apparent to those of ordinary skill in the art that other embodiments incorporated these concepts may be used. Accordingly, it is submitted that the invention should not be limited to the described embodiments but rather should be limited only by the spirit and scope of the appended claims.

Claims

1. A method for fabricating a semiconductor device comprising the steps of:

- forming a silicon material having a high concentration buried layer and a low concentration surface region;
- forming a single layer or multi-layered film on the surface of said silicon material;
- opening an aperture in the film by means of photolithography and dry etch;
- implanting phosphorous ions into said silicon material to form a first collector region adjacent to said buried layer before removing the photoresist;
- implanting boron ions into said surface of said silicon material to form an intrinsic base;
- implanting phosphorous ions selectively into said silicon material to form a second collector region between said intrinsic base and said first collector region with using the film used to form the aperture as the mask; and
- disposing a polysilicon emitter electrode for diffusing the dopant from said polysilicon emitter electrode into said intrinsic base region to form a single crystal emitter region.

2. A method for fabricating a semiconductor device including a bipolar transistor having a base formed by epitaxial growth or ion implantation,

said method comprising the steps of:

implanting ions into said collector layer to form a high concentration collector region at a location close to a buried region with using a photoresist used to form an aperture;

forming said base region; and

implanting ions into said collector layer to form a high concentration collector region directly beneath said base region, wherein said bipolar transistor has an epitaxial silicon collector layer, a base region directly under an emitter defined as an intrinsic base and a peripheral region thereof defined as an outer base region.

3. A method for fabricating a semiconductor device comprising the steps of:

forming a silicon material having a high concentration buried layer and a low concentration surface region;

forming a first insulating film, a polysilicon base electrode and a photoresist on said silicon material;

patterning the photoresist;

opening an aperture in said polysilicon base electrode and said insulating film by anisotropic dry etching;

implanting phosphorous ions to form a first collector region adjacent to said buried layer; growing a boron doped silicon by non-selective epitaxial growth;

forming a single crystalline intrinsic base on said silicon material;

forming a polycrystalline silicon on a region other than said intrinsic base;

covering the surface with a second insulating film;

patterning a photoresist and performing anisotropic dry etching to open an aperture on said intrinsic base; and

implanting phosphorous ions to form a second collector region on said first collector region.

4. A method for fabricating a semiconductor device comprising the steps of:

forming a silicon material having a high concentration buried layer and a low concentration surface region;

forming a first insulating film on said silicon material;

depositing a polysilicon base electrode;

removing said undesired polysilicon by photolithography and anisotropic dry etching;

covering the whole surface with a second insulating film having a different substance from that of said first insulating film;

opening an aperture in said second insulating film and said polysilicon base electrode;

implanting phosphorous ions to form a first collector region;

forming a third insulating film having the same substance as that of said second insulating film;

etching back said third insulating film by a thickness deposited just before to expose said first insulating film;

etching said first insulating film in the lateral direction to expose said silicon material and a lower surface of said polysilicon base electrode;

forming an intrinsic base and a polycrystalline outer base for connecting said intrinsic base with said polysilicon base electrode by selective crystal growth; and

implanting phosphorous ions to form a second collector region.

5. A method for fabricating a semiconductor device according to claim 4,

wherein said base region comprises a single crystalline SiGe alloy film or a multi-layered film consisting of a single crystalline SiGe alloy and a single crystalline Si.

6. A method for fabricating a semiconductor device according to claim 4 or 5 further comprising the steps of:

forming a side wall consisting of a fourth insulating film in said aperture;

forming polysilicon emitter electrode; and

forming a single emitter region with an impurity diffused into said intrinsic base region.

7. A method for fabricating a semiconductor device according to claim 2 or 3 further comprising the steps of:

forming a polysilicon base electrode on said intrinsic base; and heating for drive-in diffusion to form a single crystalline emitter.

8. A semiconductor device fabricated by the method as claimed in any of claims 1 to 7.

FIG. 1




FIG. 2A




FIG. 2B




FIG. 3A




FIG. 3B




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7




FIG. 8




FIG. 9







FIG. 10




F I G.11



F I G.12



F I G.13A



F I G.13B




FIG. 14




FIG. 15







FIG. 16




F I G.17A




F I G.17B




F I G.18A




F I G.18B




F I G.19A



F I G.19B



F I G . 20 A



F I G . 20 B




FIG. 22




FIG. 23




FIG. 21A




FIG. 21B




FIG. 24 (PRIOR ART)




FIG. 25 (PRIOR ART)




FIG.26 (PRIOR ART)





FIG.27 (PRIOR ART)



(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 949 665 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
28.06.2000 Bulletin 2000/26

(51) Int. Cl.⁷: H01L 21/331, H01L 29/73,
H01L 29/737

(43) Date of publication A2:
13.10.1999 Bulletin 1999/41

(21) Application number: 99106884.2

(22) Date of filing: 07.04.1999

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor:
Sato, Fumihiko
c/o NEC Corporation
Tokyo (JP)

(30) Priority: 07.04.1998 JP 9507598

(74) Representative:
Glawe, Delfs, Moll & Partner
Patentanwälte
Postfach 26 01 62
80058 München (DE)


(71) Applicant: NEC CORPORATION
Tokyo (JP)

(54) High speed and low parasitic capacitance bipolar transistor and method for fabricating it

(57) A method for fabricating a semiconductor device including a bipolar transistor formed by epitaxial growth or ion implantation is provided. The bipolar transistor has an epitaxial silicon collector layer, a base region directly under an emitter defined as an intrinsic base and a peripheral region thereof defined as an outer base region. The method comprises the step of implanting ions into the collector layer to form a high

concentration collector region at a location close to a buried region with using a photoresist used to form an aperture. The method further comprises the step of implanting ions into the collector layer to form a high concentration collector region directly beneath the base region after forming the base region.

FIG. 1



EP 0 949 665 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 99 10 6884

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
Y	EP 0 762 511 A (NIPPON ELECTRIC CO) 12 March 1997 (1997-03-12) * figure 5 *	1,2,7,8	H01L21/331 H01L29/73 H01L29/737
Y	EP 0 425 242 A (SONY CORP) 2 May 1991 (1991-05-02) * figure 21 *	1,2,7,8	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H01L
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 9 November 1999	Examiner GELEBART J.F.M.
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons</p> <p>A : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03/92 (P04C01)



European Patent
Office

Application Number

EP 99 10 6884

CLAIMS INCURRING FEES

The present European patent application comprised at the time of filing more than ten claims.

- ☐ Only part of the claims have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims and for those claims for which claims fees have been paid, namely claim(s):
- ☐ No claims fees have been paid within the prescribed time limit. The present European search report has been drawn up for the first ten claims.

LACK OF UNITY OF INVENTION

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

see sheet B

- ☐ All further search fees have been paid within the fixed time limit. The present European search report has been drawn up for all claims.
- ☐ As all searchable claims could be searched without effort justifying an additional fee, the Search Division did not invite payment of any additional fee.
- ☐ Only part of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the inventions in respect of which search fees have been paid, namely claims:
- ☒ None of the further search fees have been paid within the fixed time limit. The present European search report has been drawn up for those parts of the European patent application which relate to the invention first mentioned in the claims, namely claims:

1, 2 and 7, 8 as depending from claims 1, 2



European Patent
Office

LACK OF UNITY OF INVENTION
SHEET B

Application Number

EP 99 10 6884

The Search Division considers that the present European patent application does not comply with the requirements of unity of invention and relates to several inventions or groups of inventions, namely:

1. Claims: 1, 2 and 7,8 as depending from claims 1, 2

Method of manufacturing a bipolar transistor with two selectively implanted pedestal collectors comprising the step of implanting the first pedestal collector before removing the photoresist used to define the intrinsic base window.

2. Claims: 3 and 7, 8 as depending from claim 3

Method of manufacturing a bipolar transistor with two selectively implanted pedestal collectors comprising the steps of

-implanting the first pedestal collector before removing the photoresist used to define the base window

-non-selectively growing the base layer.

3. Claims: 4-6 and 8 as depending from claims 4-6

Method of manufacturing a bipolar transistor with two selectively implanted pedestal collectors comprising the steps of

-implanting the first pedestal collector before removing the photoresist used to define the base window

-selectively growing the base layer.

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 99 10 6884

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

09-11-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0762511 A	12-03-1997	JP 2748898 B	13-05-1998
		JP 9069528 A	11-03-1997
		CN 1148271 A	23-04-1997
		US 5880516 A	09-03-1999
EP 0425242 A	02-05-1991	JP 3138946 A	13-06-1991

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82